

CONCEPTION

3. As supported below, I, along with Yitzhak Gilboa, Steven Hedayati and Krishnaswamy Ramkumar, conceived of the subject matter claimed in the present application within the United States before June of 2000. The subject matter includes a method for forming a structure within a trench of a semiconductor topography.

4. Exhibit A attached hereto is a true copy of an invention disclosure form and attached pages which bear dates before June of 2000 corresponding to the conception of the invention. The actual dates for the first drawings, the first written description and first oral disclosure to others have been redacted.

5. Page 5 of Exhibit A describes the subject matter of the presently claimed case including the use of fixed abrasive polishing techniques to produce structures with a limited amount of dishing.

6. Exhibit B attached hereto is a true copy of a written description of the conceived subject matter, dated before June of 2000.


7. Page 2 of Exhibit B describes the subject matter of the rejected claims including the use of fixed abrasive polishing techniques to polish a layer deposited within a trench.

REDUCTION TO PRACTICE AND DILIGENCE

8. From at least a time just prior to June of 2000 through the filing of the application on April 30, 2001, plans were undertaken to prepare the captioned patent application, which was commissioned to Kevin Daffer at Conley, Rose & Tayon, P.C. I did not abandon, suppress, or conceal the ideas set forth in the claimed invention during at least the time beginning just prior to June of 2000 through the filing of the application on April 30, 2001.

9. Upon information and belief, it is my informed understanding that diligence in reducing the invention to practice was therefore maintained from at least as early as just prior to June of 2000 through the filing of the application on April 30, 2001.

10. I hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.



William W.C. Koutny, Jr.

Date: 7/10/03

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

1. INVENTOR(S)

DISCLOSURE NO PM00028

A. Name YITZHAK GILSON CY Initials YEG Empl. No. 73035 Ext. No. 2719
 Citizenship USA Dept # 60P Home Phone No. 408-253-8307
 Home Mailing Address 1761 HERMAN AVE SAN JOSE, CA 95127

B. Name William Gregory CY Initials BIS Empl. No. 135 Ext. No. 2613
 Citizenship USA Dept # Home Phone No. 408-247-0505
 Home Mailing Address 7555 Homestead #45 Santa Clara, CA 95051
2555 Homestead #5 95051

C. Name Steven Hedgcock CY Initials SSH Empl. No. 8534 Ext. No. 4556
 Citizenship USA Dept # 3103 Home Phone No. 408-927-9187
 Home Mailing Address 1240 Valley View Circle San Jose CA 95120

2. TITLE OF INVENTION Method of making shallow trench isolation structure

3. CONCEPTION OF INVENTION

A. Date of first drawing or drawings Redacted
 Where can first drawing be found Redacted
 B. Date of first written description Redacted
 Where is description found Redacted
 C. Date of first oral disclosure to others Redacted
 To whom? discussed with KTH, SSX, BIK

4. CONSTRUCTION OF DEVICE

A. Date Completed
 B. Was prototype made?
 C. By whom made?
 D. Where can the prototype be found?

Inventor(s): <u>William Gregory</u>	Date: <u>7/24/80</u>
Inventor(s): <u>Steven Hedgcock</u>	Date: <u>8/24/80</u>
Inventor(s): <u>Yitzhak Gilson</u>	Date: <u>8/24/80</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date: <u>8/24/80</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date: <u>8/24/80</u>

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

1. INVENTOR(S)

DISCLOSURE NO. _____

A. Name Ramkumar CY Initials KTR Empl. No. 3305 Ext. No. 2720
Citizenship INDIAN Dept # 3108 Home Phone No. (408) 255-1031
Home Mailing Address 1193 LYNBROOK WAY, SAN JOSE, CA 95128

B. Name _____ CY Initials _____ Empl. No. _____ Ext. No. _____
Citizenship _____ Dept # _____ Home Phone No. _____
Home Mailing Address _____

C. Name _____ CY Initials _____ Empl. No. _____ Ext. No. _____
Citizenship _____ Dept # _____ Home Phone No. _____
Home Mailing Address _____

2. TITLE OF INVENTION _____

3. CONCEPTION OF INVENTION

- A. Date of first drawing or drawings _____
Where can first drawing be found _____
- B. Date of first written description _____
Where is description found _____
- C. Date of first oral disclosure to others _____
To whom? _____

4. CONSTRUCTION OF DEVICE

- A. Date Completed _____
- B. Was prototype made? _____
- C. By whom made? _____
- D. Where can the prototype be found? _____

Inventor(s): _____ Date _____

Inventor(s): _____ Date _____

Inventor(s): _____ Date _____

Witnessed, Read, and Understood by: _____ Date _____

Witnessed, Read, and Understood by: _____ Date _____

Each page upon which information is entered should be signed and witnessed

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

5. TEST OF DEVICE

A. Date: _____ Witness(es): _____

B. Results: _____

6. SALE

A. Was invention sold or offered for sale? Yes No ☒

B. Was invention used to make, assemble or test a commercial product? Yes No ☒

C. Will invention be sold, offered for sale, sampled, or used to make, assemble or test a commercial product? Yes No ☒

D. Actual or estimated date of first sale, offer or commercial use

E. Is invention part of a product for which there is a data sheet? Yes ☐ No ☒ (If yes, attach a copy)

F. Actual or estimated date of publication, release or availability of data sheet

7. USE

A. Is invention presently being used? Yes No ☒

B. In what product or process is invention presently being used?

Are there specific plans for its use in near future? In what products or processes?

RAM-P

8. RELATED PRINTED PUBLICATIONS, PATENTS, PATENT APPLICATIONS

5,972,792 / 4010533 / 5782675 / 5919072

9. **WAS INVENTION** Conceived (Yes _____ (No 1 / Constructed (Yes _____ (No 1 / Tested (Yes _____
(No 1 / during performance of Government Contract?

Contract Number _____
(Give Full Contract Number)

The description of invention should be written in the inventor's own words and generally should follow the outline given below. Sketches, prints, photos, and other illustrations, as well as memos or reports of any

Inventor(s): WALTER HADLEY Date 7-2-53

Inventory by: S. H. Ward Date: 9/20/60

Inventor(s) _____ Date 9/24/0

Witnessed, Read, and Understood by: [Signature] Date: 2/2/2014

Witnessed, Read, and Understood by, ASD Date 8/24/03

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

FOR ANSWERS TO THE FOLLOWING QUESTIONS, USE THE REMAINDER OF SHEET AND THE ATTACHED SHEET(S).

1. General purpose of invention. State in general terms the objects of the invention.
2. Describe old technology, if any, for performing the function of the invention. Provide references, if available.
3. Indicate the disadvantages of the old technology.
4. Describe your invention and its construction, showing the changes, additions and improvements over the old method.
5. Give details of its operation (i.e., how is your invention used?), if not already described under 4.
6. State the advantages of your invention over what has been done before.
7. Indicate any alternate component(s) and/or method(s) of construction.
8. If a joint invention, indicate what contribution was made by each inventor.
9. Describe the features that are believed to be new.
10. State opinion of relative value of invention.
- ***
11. After the disclosure is prepared, it should be signed by the inventor(s) and then read and signed by two witnesses in the space provided at the bottom of each sheet. Forward an electronic copy of this form, as well as a paper copy bearing original signatures, to the Intellectual Property Department.

d. The purpose of the invention is to improve the manufacturability of STI and reduce cost. This is done by reducing processing steps.

2. Current technology (27-48 TPa) calls for the following systems:

[illegible]

Inventors: Norman M. Smith Date 5/24/50

Inventor(s): J. L. Edwards Date 8/24/00

Inventor(s) Chen, H. C. Date 2014

Witnessed, Read, and Understood By: [Signature] Date 8/24/50

Witnessed, Read, and Understood by: M. Sadik Date 8/24/73

Document No. 17-00030 Rev. 1D

Page 4 of 5

Exhibit A - page 4

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

nature in which the invention is referred to, if available, should form a part of this disclosure and reference can be made thereto in the descriptions of the invention's construction and operation.

③ Disadvantages addressed by invention:

1. Thick nitride - layer required to overcome sputtering in slurry etch process. This nitride can induce stress defects.
2. Additional etch required to etch nitride.
3. Oxide strip after nitride strip which can result in side stringing.
4. Thicker oxide fill deposition to overcome gaps induced by nitride.

- ④ The current invention has three options in using Fixed Abrasive polish as the ~~main~~ method of polish. The main advantage of Fixed Abrasive is the negligible amount of dishing compared to conventional slurry processes. The second advantage is self planarization. Both route resources at the
- Option I - No Nitride Hard mask.

In this option no nitride that used. Polishing is done on base oxide. Trench etch completes. If one step is etched the trench is opened. After trench etch oxide fill is done in the trench and across the contacts a thickness of the fixed + trench depth variation. After oxide deposition the oxide is polished using Fixed Abrasive to a residual thickness of 0-500Å. The last two processes are self planarizing and remove the need for a second etch step to planarize the surface.

Inventor(s):	<u>Michael J. Smith</u>	Date:	<u>8.22.90</u>
Inventor(s):	<u>J. H. Smith</u>	Date:	<u>8.22.90</u>
Inventor(s):	<u>[Signature]</u>	Date:	<u>8.22.90</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>8.22.90</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>8.22.90</u>

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

(INSERT ADDITIONAL INFORMATION)

Option II - Deposit Thin Al₂O₃ -

grow base oxide grow thin layer of Al₂O₃ (0-500 Å)
 expose Field oxide mask, Etch narrow, Deposit fill oxide
 polish down to ~~1000~~ stop on oxide at a predetermined
 Residual oxide above the Al₂O₃. Strip remaining oxide.
 Strip remaining Al₂O₃.

Option III

grow base oxide deposit F₂SiO₂/SiO₂, expose field
 Etch trench, deposit F₂ oxide, polish to F₂SiO₂/SiO₂ layer
 use wet strip to remove remaining F₂SiO₂, use debilitant
 wet strip to remove oxide, Due to wet Etch Rate
 differences of F₂SiO₂ to remaining oxide this will
 result in positive stop of isolator, carry Anneal.

⑥ - Two advantages of using properties of wet anneal
 allowing the use of wet etch to isolate field oxide.

⑦ - Advantage is a wet strip layer from which requires growing a
 thin oxide top layer to guard from etching.

Inventor(s) William Murphy Date 5/2/80Inventor(s) J. Hedgcock Date 5/2/80Inventor(s) [Signature] Date 5/2/80Witnessed, Read, and Understood by: [Signature] Date 5/2/80Witnessed, Read, and Understood by: [Signature] Date 5/2/80

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

(INSERT ADDITIONAL INFORMATION)

- (8) equal contribution
- (9) Fixed Abrasive polish, no polish step, different Polish step
- (10) Invention will enable reduction of cost of ownership compared to Sony.
- enable STC polish without requirement of 10-150 mesh.
 - enable STC polish with reduced step height budget required for 143 nm lithography.

Inventor(s):	<u>Mr. John M. Hickey</u>	Date:	<u>6-2-00</u>
Inventor(s):	<u>J. Hickey</u>	Date:	<u>6/2/00</u>
Inventor(s):	<u>[Signature]</u>	Date:	<u>6/2/00</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>6/2/00</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>6/24/00</u>

Each page upon which information is entered should be signed and witnessed.



Option 1

- No Nitride IIM
- Stop after flatness - fixed abrasive
- Wet dip to below Si

CMP

HF dip




Exhibit A- page 8



CYPRESS

STI Invention Disclosure

Method of Making STI

Option 1

Exhibit A- page 9

WD4
W: #03

24-AUG-00
dense

Depth 43nm

10.0kV X80.0k 375nm

WD5
W: #01

25-AUG-00

**X : 0.00nm
**D : 320.0nm

10.0kV X80.0k 375nm



CYPRESS

STI Invention Disclosure

Option 2

- Use doped oxide to increase selectivity during wet Dip
- polish to flatness - Fixed Abrasive
- Wet dip - ratio of doped oxide thickness to un-doped thickness controls step height




Exhibit A - page 10



CYPRESS

STI Invention Disclosure

Option 3

*to be nitrided (nitride) to
get a CMP polish stop*

- Use thin Nitride
- polish to flatness - Fixed Abrasive, stop with oxide over Nitride, nitride is used to determine the step height and not as polish stop.
- Wet dip - Nitride thickness controls step height

CMP

HF dip + Nitride Strip





Exhibit A - page 11

STC


method of making shallow trench isolation
structure with no, or thin nitride cap step.



in step II
need to deposit trench depth + trench depth variation

step II polish

due to Fixed Abrasive properties CMP will self planarize
once flatness is achieved.



strip? will result in oxide below Si level

Steven Hegarty, Ram Kumar, Bill Kating, Mike Allison

S. Hegarty

A. Blawie

11/15/99




11/15/99

Exhibit B - page 1


STC

as long as trench depth variation is controlled below a certain number ie ± 500 Å then polish can be done without ~~the~~ nitride layer.

② 2nd method use of polysilicon layer as a base oxide or on top of base oxide



Polish using Final Abrasive




Bill Koutney R.K. M
S. Hedge
Alan B. Bore

11/15/89
11/15/99


Exhibit B- page 2

3


~~strip oxide back to BPSG~~
 Polish Back to BPSG layer
 strip



use wet strip BPSG ER is ~50 times
 thermal oxide rate so result will be
 after strip I



after strip II



Bill Koutros 1/26 C. L. K.
 J. Hedgcock
 Dr. C. L. K.

11/15/99
 11/15/99

Exhibit B - page 3


Si

(3)


use thin Nitride for Si

Nitride is used only as a means
to determine oxide height above Si

I dep thin Nitride




II mask and etch



III

dep HPS oxide or PECVD oxide or APCVD
oxide




Thickness is
targeted to
achieve planarity
at ΔA above

Si


Bill Kaufman - 1/16/99
J. Hedger
Alan Bloome

11/15/99 -
11/15/99 -


Exhibit B- page 4



V wet strip of oxide



VI pure strip



Bill Kennedy 1/16/66
S. Hedgcock
Alain Blum

10/15/89
10/15/99



PATENT
5298-04700/PM00028

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
Gilboa et al.

Serial No.: 09/846,119

Filed: April 30, 2001

For: METHOD OF MAKING A
PLANARIZED SEMICONDUCTOR
STRUCTURE

Group Art Unit: 1763

Examiner: Goudreau, G.

Atty. Dkt. No.: 5298-04700

RECEIVED
SEP 30 2003
TC 1700

CERTIFICATE OF MAILING
37 C.F.R. § 1.18

I hereby certify that this paper or fee is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231, on the date indicated below.

Date

Kevin L. Daffer

DECLARATION UNDER 37 C.F.R. § 1.131

Commissioner for Patents
Washington, D.C. 20231

I, Steven Hedayati, hereby declare and state that:

1. I am a named inventor in the above-identified patent application, which is U.S. Patent Application No. 09/846,119, filed on April 30, 2001.

2. I have been informed that in the present application, certain claims have been rejected on reference to an article in *Solid State Technology* entitled Improved Planarization for STI with Fixed Abrasive Technology by Vo et al., which was published in June of 2000.

RECEIVED

SEP 28

OFFICE OF PETITIONS

CONCEPTION

3. As supported below, I, along with Yitzhak Gilboa, William W.C. Koutny, Jr. and Krishnaswamy Ramkumar, conceived of the subject matter claimed in the present application within the United States before June of 2000. The subject matter includes a method for forming a structure within a trench of a semiconductor topography.

4. Exhibit A attached hereto is a true copy of an invention disclosure form and attached pages which bear dates before June of 2000 corresponding to the conception of the invention. The actual dates for the first drawings, the first written description and first oral disclosure to others have been redacted.

5. Page 5 of Exhibit A describes the subject matter of the presently claimed case including the use of fixed abrasive polishing techniques to produce structures with a limited amount of dishing.

6. Exhibit B attached hereto is a true copy of a written description of the conceived subject matter, dated before June of 2000.

7. Page 2 of Exhibit B describes the subject matter of the rejected claims including the use of fixed abrasive polishing techniques to polish a layer deposited within a trench.

REDUCTION TO PRACTICE AND DILIGENCE

8. From at least a time just prior to June of 2000 through the filing of the application on April 30, 2001, plans were undertaken to prepare the captioned patent application, which was commissioned to Kevin Daffer at Conley, Rose & Tayon, P.C. I did not abandon, suppress, or conceal the ideas set forth in the claimed invention during at least the time beginning just prior to June of 2000 through the filing of the application on April 30, 2001.

9. Upon information and belief, it is my informed understanding that diligence in reducing the invention to practice was therefore maintained from at least as early as just prior to June of 2000 through the filing of the application on April 30, 2001.

10. I hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Steven Hedayati

Date: _____

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

1. INVENTOR(S)

DISCLOSURE NO. PM00028

A. Name YITZHAK GOLDBA CY Initials YEG Empl. No. 7395 Ext. No. 2719
 Citizenship USA Dept # 208 Home Phone No. 408-2538867
 Home Mailing Address 1761 HERON AVE SCARSDALE CA 94027

B. Name William Kautsky CY Initials BK Empl. No. 135 Ext. No. 2673
 Citizenship US Dept # Home Phone No. 408-247-0225
 Home Mailing Address 2555 Homestead #45 Santa Clara, CA 95051
2555 Homestead #5 95051

C. Name Steven Hedyati CY Initials SSH Empl. No. 8584 Ext. No. 4556
 Citizenship US Dept # 3108 Home Phone No. 408-927-9187
 Home Mailing Address 1240 Valley Quail Circle San Jose CA 95120

2. TITLE OF INVENTION Method of making shallow trench isolation structure

3. CONCEPTION OF INVENTION

A. Date of first drawing or drawings Redacted
 Where can first drawing be found Redacted
 B. Date of first written description Redacted
 Where is description found Redacted
 C. Date of first oral disclosure to others Redacted
 To whom? discussed with KTR, SS, BK

4. CONSTRUCTION OF DEVICE

A. Date Completed
 B. Was prototype made?
 C. By whom made?
 D. Where can the prototype be found?

Inventor(s): <u>William Kautsky</u>	Date: <u>8/24/00</u>
Inventor(s): <u>S. Hedyati</u>	Date: <u>8/24/00</u>
Inventor(s): <u>Y. Goldba</u>	Date: <u>8/24/00</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date: <u>8/24/00</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date: <u>8/24/00</u>

(Each page upon which information is entered should be signed and witnessed.)

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

1. INVENTOR(S)

DISCLOSURE NO. _____

A. Name Ramkumar CY Initials KTR Empl. No. 3305 Ext. No. 2720
Citizenship INDIAN Dept # 3108 Home Phone No. (408) 255-1031
Home Mailing Address 1193 LYNBROOK WAY ; SAN JOSE ; CA 95128

B. Name _____ CY Initials _____ Empl. No. _____ Ext. No. _____
Citizenship _____ Dept # _____ Home Phone No. _____
Home Mailing Address _____

C. Name _____ CY Initials _____ Empl. No. _____ Ext. No. _____
Citizenship _____ Dept # _____ Home Phone No. _____
Home Mailing Address _____

2. TITLE OF INVENTION _____

3. CONCEPTION OF INVENTION

A. Date of first drawing or drawings _____
Where can first drawing be found _____
B. Date of first written description _____
Where is description found _____
C. Date of first oral disclosure to others _____
To whom? _____

4. CONSTRUCTION OF DEVICE

A. Date Completed _____
B. Was prototype made? _____
C. By whom made? _____
D. Where can the prototype be found? _____

Inventor(s): _____ Date _____

Inventor(s): _____ Date _____

Inventor(s): _____ Date _____

Witnessed, Read, and Understood by: _____ Date _____

Witnessed, Read, and Understood by: _____ Date _____

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

5. TEST OF DEVICE

A. Date: Witness(es):

B. Results:

6. SALE

A. Was invention sold or offered for sale? Yes No ✓

B. Was invention used to make, assemble or test a commercial product? Yes No ✓

C. Will invention be sold, offered for sale, sampled, or used to make, assemble or test a commercial product? Yes No ✓

D. Actual or estimated date of first sale, offer or commercial use

E. Is invention part of a product for which there is a data sheet? Yes No ✓ (If yes, attach a copy)

F. Actual or estimated date of publication, release or availability of data sheet

7. USE

A. Is invention presently being used? Yes No ✓

B. In what product or process is invention presently being used?

Are there specific plans for its use in near future? In what products or processes?

RAM-D

8. RELATED PRINTED PUBLICATIONS, PATENTS, PATENT APPLICATIONS

5,972,792 / 4,010,583 and 5,782,675 / 5,919,082
4,393,627 / 4,393,627

9. **WAS INVENTION** Conceived (Yes (No ✓ Constructed (Yes (No ✓ Tested (Yes (No during performance of Government Contract?

Contract Number
(Give Full Contract Number)

The description of invention should be written in the inventor's own words and generally should follow the outline given below. Sketches, prints, photos, and other illustrations, as well as memos or reports of any

Inventor(s) Date 8/24/00

Inventor(s) Date 8/24/00

Inventor(s) Date 8/24/00

Witnessed, Read, and Understood by: Date 8/24/00

Witnessed, Read, and Understood by: Date 8/24/00

Each page upon which information is entered should be signed and witnessed.

Exhibit A - page 3

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

FOR ANSWERS TO THE FOLLOWING QUESTIONS, USE THE REMAINDER OF SHEET AND THE ATTACHED SHEET(S).

1. General purpose of invention. State in general terms the objects of the invention.
 2. Describe old technology, if any, for performing the function of the invention. Provide references, if available
 3. Indicate the disadvantages of the old technology.
 4. Describe your invention and its construction, showing the changes, additions and improvements over the old method
 5. Give details of its operation (i.e., how is your invention used?), if not already described under 4.
 6. State the advantages of your invention over what has been done before.
 7. Indicate any alternate component(s) and/or method(s) of construction.
 8. If a joint invention, indicate what contribution was made by each inventor.
 9. Describe the features that are believed to be new.
 10. State opinion of relative value of invention.
- ***
11. After the disclosure is prepared, it should be signed by the inventor(s) and then read and signed by two witnesses in the space provided at the bottom of each sheet. Forward an electronic copy of this form, as well as a paper copy bearing original signatures, to the Intellectual Property Department.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470	471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490	491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510	511	512	513	514	515	516	517	518	519	520	521	522	523	524	5
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	---

1. The purpose of the invention is to improve the manufacturability of STI and reduce cost. This is done by reducing processing steps.
2. Current technology (67-18 TDK) calls for the following steps:

(Handwritten notes at the bottom of the page)

12K2 / 100V → FEM STATE / STEEL WORK / FRICK / CAPACIT
Cable / 100V → FEM STATE / STEEL WORK / FRICK / CAPACIT
dep / 100V → FEM STATE / STEEL WORK / FRICK / CAPACIT

Inventor(s) William M. Smith Date 8/24/00
Inventor(s) J. Edwards Date 8/24/00
Inventor(s) W. R. [unclear] Date 8/24/00
Witnessed, Read, and Understood by: [Signature] Date 8/24/00
Witnessed, Read, and Understood by: M. Sedigh Date 8/24/00
Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

nature in which the invention is referred to, if available, should form a part of this disclosure and reference can be made thereto in the descriptions of the invention's construction and operation.

(3) Disadvantages addressed by invention:

1. Thick nitride - layer required to overcome SCOA etching in slurry etch process. This nitride can induce stress defects.
2. Additional etch required to Etch nitride
3. Extra step after a fab step which can result in Poly stringer
4. Thicker oxide fill deposition to overcome step induced by nitride.

- (4) The current invention has three options all using Fixed Abrasive polish as the ~~main~~ method of polish.
- The main advantage of Fixed Abrasive is the negligible amount of damage compared to conventional slurry processes.
- The second advantage is self planarization. Does not reduce at flat.
- Option I - no nitride hard mask

In this option no nitride hard mask. Fixed abrasive on base oxide trench etch completes. In one step in which the trench is opened. After trench etch oxide fill is deposited in the trench and across the wafer to a thickness of the trench + trench depth variation. After oxide deposition the wafer is polished using Fixed Abrasive to a residual thickness of 0-500Å. The last step comprises of a wet chemical clean to remove the oxide from the surface followed by a process step.

Inventors:	<u>Michael Muthy</u>	Date:	<u>8/26/00</u>
Inventors:	<u>L. Muthy</u>	Date:	<u>8/26/00</u>
Inventors:	<u>[Signature]</u>	Date:	<u>8/26/00</u>
Witnessed Read and Understood by:	<u>[Signature]</u>	Date:	<u>8/26/00</u>
Witnessed Read and Understood by:	<u>L. Muthy</u>	Date:	<u>8/26/00</u>

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

(INSERT ADDITIONAL INFORMATION)

option II - deposit thin nitride -

grow base oxide grow thin layer of nitride (0-500 Å)
 expose field oxide must etch trench, deposit fill oxide
 polish down to ~~nitride~~ step on oxide at a predetermined
 residual oxide above the nitride. Strip remaining oxide.
 Strip remaining nitride.

option III

grow base oxide deposit BPSG, expose field
 etch trench, deposit fill oxide, polish to BPSG/PSG layer
 use wet strip to remove remaining BPSG, use dry etch
 wet strip to remove oxide, due to non-etch rate
 differences of BPSG to nitride oxide from this will
 result in positive step of nitride over nitride 50.

- ⑥ - Using advantage of non-etching rate of nitride over nitride
 allowing the use of nitride as a buffer for nitride.
- ⑦ - Alternative to make trench faster, trench, deposit, growing a
 thick pass layer to grow nitride.

Inventor(s):	<u>mm mm mm</u>	Date:	<u>3/24/80</u>
Inventor(s):	<u>J. Heimerl</u>	Date:	<u>3/24/80</u>
Inventor(s):	<u>J. Heimerl</u>	Date:	<u>3/24/80</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>3/24/80</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>3/24/80</u>

(Each page upon which information is entered should be signed and witnessed.)


CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

(INSERT ADDITIONAL INFORMATION)

- (8) equal contribution
- (9) Fixed abrasive polish, no polish step, different polish steps
- (10) Invention will enable reduction of cost of ownership compared to Sony.
- enable STI polish without requirement of reverse mask.
 - enable STI polish with reduced step height budget required for 193 nm lithography.

Inventor(s) <u>William H. Hwang</u>	Date <u>8/22/00</u>
Inventor(s) <u>J. Hedgcock</u>	Date <u>8/22/00</u>
Inventor(s) <u>[Signature]</u>	Date <u>8/22/00</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date <u>8/24/00</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date <u>8/24/00</u>

(Each page upon which information is entered should be signed and witnessed.)



Option 1

- No Nitride HM
- Stop after flatness - fixed abrasive
- Wet dip to below Si




Exhibit A- page 8



CYPRESS

STI Invention Disclosure

Method of Making STI

Option 1





Exhibit A - page 9



CYPRESS

STI Invention Disclosure

Option 2

- Use doped oxide to increase selectivity during wet dip
- polish to flatness - Fixed Abrasive
- Wet dip - ratio of doped oxide thickness to un-doped thickness controls step height




Exhibit A - page 10



CYPRESS

STI Invention Disclosure

Option 3

Use thin Nitride
polish to flatness (2000 Å) to
determine the step height and not as polish stop

- Use thin Nitride
- polish to flatness - Fixed Abrasive, stop with oxide over Nitride, nitride is used to determine the step height and not as polish stop.
- Wet dip - Nitride thickness controls step height

CMP

HF dip + Nitride Strip





Exhibit A - page 11

STC


method of making shallow trench isolation
structure with no/or thin nitride CMO step.



in step II
need to deposit trench depth + trench depth variation

step II Polish

due to Fixed Abrasive properties CMP will self planarize
once flatness is achieved.



strip will result in oxide below Si level

Steven Hegeduti, Ramkumar, Bill Kothari, Mike Guller

S. Hegeduti
H. Blossie

11/15/99



11/15/99

Exhibit B - page 1


STC

as long as trench depth variation is controlled below a certain number ie $\pm 500 \text{ \AA}$ then polish can be done without ~~the~~ nitride layer.

- (2) 2nd method use of PSI/BPSG layer as a base oxide or on top of base oxide



(IV)
Polish using Fixed Abrasive




Bll Kouthoy B.K. /m
S. Hedgale
Alan Blome

11/15/99
11/15/99


3

~~strip oxide back to BPSG~~


Polish Back to BPSG layer
strip



use wet strip BPSG ER is N 50 times
thermal oxide rate so result will be
after strip I



after strip II



Bill Koutney 1/16/96

S. Hedgcock
DA. 1/17/96

11/15/96
11/15/96

Exhibit B- page 3


Si

(3)

use thin Nitride for Si


Nitride is used only as a means
to determine oxide height above Si

I dep thin Nitride




II

mask and etch



III

dep HDP oxide or PECVD oxide or APCVD
oxide




Thickness is
targeted to
achieve planarity
at Δ above

Si


Bill Kaufman - 1/16/99

S. Hedger
Alan Blome11/15/99
11/15/99


Exhibit B- page 4



V wet strip of oxide




VI nitrate strip



B.1 Kowzrey 1/16/99
S. Hedberg
Alan Blum

11/15/99
11/15/99

Exhibit B - page 5



RECEIVED
SEP 30 2003
TC 1700

PATENT
5298-04700/PM00028

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
Gilboa et al.

Serial No.: 09/846,119

Filed: April 30, 2001

For: METHOD OF MAKING A
PLANARIZED SEMICONDUCTOR
STRUCTURE

Group Art Unit: 1763

Examiner: Goudreau, G.

Atty. Dkt. No.: 5298-04700

CERTIFICATE OF MAILING
37 C.F.R. § 1.13

I hereby certify that this paper or fee is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231, on the date indicated below.

9-19-03
Date

Kevin L. Daffer

DECLARATION UNDER 37 C.F.R. § 1.131

Commissioner for Patents
Washington, D.C. 20231

I, Krishnaswamy Ramkumar, hereby declare and state that:

1. I am a named inventor in the above-identified patent application, which is U.S. Patent Application No. 09/846,119, filed on April 30, 2001.
2. I have been informed that in the present application, certain claims have been rejected on reference to an article in *Solid State Technology* entitled Improved Planarization for STI with Fixed Abrasive Technology by Vo et al., which was published in June of 2000.

RECEIVED
SEP 26 2003
OFFICE OF PETITIONS

CONCEPTION

3. As supported below, I, along with Yitzhak Gilboa, William W.C. Koutny, Jr. and Steven Hedayati, conceived of the subject matter claimed in the present application within the United States before June of 2000. The subject matter includes a method for forming a structure within a trench of a semiconductor topography.

4. Exhibit A attached hereto is a true copy of an invention disclosure form and attached pages which bear dates before June of 2000 corresponding to the conception of the invention. The actual dates for the first drawings, the first written description and first oral disclosure to others have been redacted.

5. Page 5 of Exhibit A describes the subject matter of the presently claimed case including the use of fixed abrasive polishing techniques to produce structures with a limited amount of dishing.

6. Exhibit B attached hereto is a true copy of a written description of the conceived subject matter, dated before June of 2000.


7. Page 2 of Exhibit B describes the subject matter of the rejected claims including the use of fixed abrasive polishing techniques to polish a layer deposited within a trench.

REDUCTION TO PRACTICE AND DILIGENCE

8. From at least a time just prior to June of 2000 through the filing of the application on April 30, 2001, plans were undertaken to prepare the captioned patent application, which was commissioned to Kevin Daffer at Conley, Rose & Tayon, P.C. I did not abandon, suppress, or conceal the ideas set forth in the claimed invention during at least the time beginning just prior to June of 2000 through the filing of the application on April 30, 2001.

9. Upon information and belief, it is my informed understanding that diligence in reducing the invention to practice was therefore maintained from at least as early as just prior to June of 2000 through the filing of the application on April 30, 2001.

10. I hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.



Krishnaswamy Ramkumar

Date: 1/14/03

CONLEY ROSE, P.C.

INTELLECTUAL PROPERTY LAW
INCLUDING
PATENTS, TRADEMARKS,
COPYRIGHTS AND
UNFAIR COMPETITION

A PROFESSIONAL CORPORATION
THE CHASE BUILDING
700 LAVACA, SUITE 720
AUSTIN, TEXAS 78701-3108
(512) 476-1400
FACSIMILE (512) 703-1250
www.conley-rose.com

HOUSTON OFFICE
CHASE TOWER
600 TRAVIS, SUITE 7100
HOUSTON, TEXAS 77002-2912
(713) 238-8000
FACSIMILE (713) 238-8008

KEVIN L. DAFFER
(512) 476-1400
kdaffer@conley-rose.com

5298-04700

August 21, 2003

Steven Hedayati
1240 Valley Quail Circle
San Jose, CA 95120

Via Certified Mail, RRR

Re: Declaration to Predate Reference with Regard to Cypress Patent Application PM00028

Dear Mr. Hedayati:


I am contacting you in regard to a patent application filed on behalf of Cypress Semiconductor Corporation. You are listed as a co-inventor of the invention, along with Yitzhak Gilboa, Krishnaswamy Ramkumar and William W. C. Koutny, Jr. The application is entitled "Method of Making a Planarized Semiconductor Substrate" and Cypress's reference number is PM00028. The application was filed on April 30, 2001.

We have received a rejection from the U.S. Patent and Trademark Office citing some patents and publications which teach some of the limitations claimed in the patent application. One of the references may be overcome by filing a declaration that the conception date of the invention is prior to the publication date of the cited reference. Enclosed herein is a copy of such a declaration. Please review, sign and return the enclosed declaration as soon as possible. Your immediate attention to this matter is appreciated.

I have also attached a copy of the invention disclosure form and copies of Yitzhak's lab notebook pertaining to the patent application. The documents will be filed with the declarations as Exhibits A and B, respectively. As noted in the declarations, the reference we are declaring to predate is an article in *Solid State Technology* entitled "Improved Planarization for STI with Fixed Abrasive Technology" by Vo et al., which was published in June of 2000. If you would like me to send you a copy of the article, please let me know.

Please do not hesitate to call me at (512) 703-1242 if you have any questions.

Very truly yours,



Kevin L. Daffer

Enclosure

RECEIVED

SEP 26

OFFICE OF PETITIONS

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

1. INVENTOR(S)

DISCLOSURE NO PM00028

A. Name YITZHAK GILSON CY Initials YEG Empl. No. 23035 Ext. No. 2719
 Citizenship USA Dept # 300 Home Phone No. 408-253-8587
 Home Mailing Address 1761 HERON AVE SCARSDALE CA 94027

B. Name William Binstrey CY Initials BK Empl. No. 135 Ext. No. 2613
 Citizenship US Dept # Home Phone No. 408-247-0565
 Home Mailing Address 7335 Highway #45 Santa Clara CA 95051
2725 Homestead 45 95051

C. Name Steven Hedgati CY Initials SSH Empl. No. 8534 Ext. No. 4556
 Citizenship US Dept # 3108 Home Phone No. 408-927-0187
 Home Mailing Address 1240 Valley Quail Circle San Jose CA 95120

2. TITLE OF INVENTION Method of making Shallow trench isolation structure

3. CONCEPTION OF INVENTION

A. Date of first drawing or drawings Redacted
 Where can first drawing be found Redacted
 B. Date of first written description Redacted
 Where is description found Redacted
 C. Date of first oral disclosure to others Redacted
 To whom? discussed with KTR, SSH, BK

4. CONSTRUCTION OF DEVICE

A. Date Completed
 B. Was prototype made?
 C. By whom made?
 D. Where can the prototype be found?

Inventors: <u>William Binstrey</u>	Date: <u>8/24/90</u>
Inventors: <u>S. Hedgati</u>	Date: <u>8/24/90</u>
Inventors: <u>Yitzhak Gilson</u>	Date: <u>8/24/90</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date: <u>8/24/90</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date: <u>8/24/90</u>

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

1. INVENTOR(S)

DISCLOSURE NO. _____

A. Name Ramkumar CY Initials KTR Empl. No. 3305 Ext. No. 2720
Citizenship INDIAN Dept # 3108 Home Phone No. (408) 255-1031
Home Mailing Address 1193 LYNBROOK WAY, SAN JOSE, CA 95128

B. Name _____ CY Initials _____ Empl. No. _____ Ext. No. _____
Citizenship _____ Dept # _____ Home Phone No. _____
Home Mailing Address _____

C. Name _____ CY Initials _____ Empl. No. _____ Ext. No. _____
Citizenship _____ Dept # _____ Home Phone No. _____
Home Mailing Address _____

2. TITLE OF INVENTION _____

3. CONCEPTION OF INVENTION

- A. Date of first drawing or drawings _____
Where can first drawing be found _____
- B. Date of first written description _____
Where is description found _____
- C. Date of first oral disclosure to others _____
To whom? _____

4. CONSTRUCTION OF DEVICE

- A. Date Completed _____
- B. Was prototype made? _____
- C. By whom made? _____
- D. Where can the prototype be found? _____

Inventor(s): _____ Date _____

Inventor(s): _____ Date _____

Inventor(s): _____ Date _____

Witnessed, Read, and Understood by: _____ Date _____

Witnessed, Read, and Understood by: _____ Date _____

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

5. TEST OF DEVICE

A. Date: _____ Witness(es): _____

B. Results: _____

6. SALE

A. Was invention sold or offered for sale? Yes No ☒

B. Was invention used to make, assemble or test a commercial product? Yes No ☒

C. Will invention be sold, offered for sale, sampled, or used to make, assemble or test a commercial product? Yes ☐ No ☒

D. Actual or estimated date of first sale, offer or commercial use

E. Is invention part of a product for which there is a data sheet? Yes ☐ No ☒ (If yes, attach a copy)

F. Actual or estimated date of publication, release or availability of data sheet

7. USE

A. Is invention presently being used? Yes No ☒

B. In what product or process is invention presently being used?

Are there specific plans for its use in near future? In what products or processes?

RAY-P

8. RELATED PRINTED PUBLICATIONS, PATENTS, PATENT APPLICATIONS

5,972,792 / 4010533 ~~4010533~~ 5,782,675 / 5,919,022
4,398,221

9. **WAS INVENTION** Conceived (Yes ☐ (No ☒ Constructed (Yes ☐ (No ☒ Tested (Yes ☐ (No ☒ during performance of Government Contract?

Contract Number _____

(Give Full Contract Number)

The description of invention should be written in the inventor's own words and generally should follow the outline given below. Sketches, prints, photos, and other illustrations, as well as memos or reports of any

Inventor: William Smith Date 8-27-06

Overseer's: A. H. Marsh Date 6/20/66

Inventor: J. L. Turner Date: 2/24/00

Witnessed, Read, and Understood by: [Signature] Date: 2-10-80

Witnessed, Read, and Understood by: USG [Signature] Date 8/24/60

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

FOR ANSWERS TO THE FOLLOWING QUESTIONS, USE THE REMAINDER OF SHEET AND THE ATTACHED SHEET(S).

1. General purpose of invention. State in general terms the objects of the invention.
 2. Describe old technology, if any, for performing the function of the invention. Provide references, if available.
 3. Indicate the disadvantages of the old technology.
 4. Describe your invention and its construction, showing the changes, additions and improvements over the old method.
 5. Give details of its operation (i.e., how is your invention used?), if not already described under 4.
 6. State the advantages of your invention over what has been done before.
 7. Indicate any alternate component(s) and/or method(s) of construction.
 8. If a joint invention, indicate what contribution was made by each inventor.
 9. Describe the features that are believed to be new.
 10. State opinion of relative value of invention.
- ***
11. After the disclosure is prepared, it should be signed by the inventor(s) and then read and signed by two witnesses in the space provided at the bottom of each sheet. Forward an electronic copy of this form, as well as a paper copy bearing original signatures, to the Intellectual Property Department.

d. The purpose of the invention is to improve the manufacturability of STI and reduce cost, the device by reducing processing steps.

2. Current technology (27-nb TDR) calls for the following steps:

12.02 / 18.02. \rightarrow Fock, 5-10 = 15 = 1000K / Flock, 100000
 100000 \rightarrow 100000 = 100000 \rightarrow 100000 \rightarrow 100000
 100000 \rightarrow 100000 = 100000 \rightarrow 100000 \rightarrow 100000
 100000 \rightarrow 100000 = 100000 \rightarrow 100000 \rightarrow 100000

Inventors: _____ Date: 8-2-95

Inventor's: S. L. Davis Date 8/20/60

Inventor's: W. H. B. Date 2/24/44

Witnessed, Read, and Understood By: [Signature] Date 8/24/50

Witnessed, Read, and Understood by: M. Sadik Date 8/24/70

Document No. 27-00000 Rev. '00

Page 4 of 5

Exhibit A - page 4

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

nature in which the invention is referred to, if available, should form a part of this disclosure and reference can be made thereto in the descriptions of the invention's construction and operation.

③ Disadvantages addressed by invention:

1. Thick nitride - layer required to overcome self etching in slurry etch process. This requires thin insulate stress objects.
2. Additional etch required to etch nitride
3. Etch stop after nitride strip which can result in self etching
4. Further oxide fill deposition to overcome stop induced by nitride.

④ The current invention has three options all using Fixed Abrasive polish as the ~~main~~ method of polish. The main advantage of Fixed Abrasive is the negligible amount of dishing compared to conventional slurry processes. The second advantage is self alignment. Both require removal of the option I - no nitride hard mask.

In this option no nitride film is used. Film is polished on base oxide. Trench and rings are etched in one step in which the trench is opened. After trench etch oxide fill is deposited in the trench and across the surface a thickness of the trench + trench depth variation. After oxide deposition the oxide is polished using Fixed Abrasive to a residual thickness of 0-500 Å. The last step comprises a wet chemical etch to remove the oxide from the 50 Å film and to reveal the silicon.

Inventor(s):	<u>William M. Smith</u>	Date:	<u>11/20/80</u>
Inventor(s):	<u>J. H. Smith</u>	Date:	<u>11/20/80</u>
Inventor(s):	<u>[Signature]</u>	Date:	<u>11/20/80</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>11/20/80</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>11/20/80</u>

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

(INSERT ADDITIONAL INFORMATION)

Option II - Deposit Thin Nitride -

grow base oxide grow thin layer of Nitride (5-500Å)
 expose field oxide mask, Etch trench, Deposit fill oxide
 polish down to ~~nitride~~ stop on oxide at a predetermined
 residual oxide where the nitride. Strip remaining oxide.
 Strip remaining nitride.

Option III

grow base oxide deposit BPSG, expose field
 Etch trench, deposit fill oxide, etch to BPSG/PSG layer
 use wet strip to remove remaining BPSG, use buffered
 wet strip to remove oxide, due to wet etch rate
 differences of oxide to remaining oxide this will
 provide a precise stop of nitride only leave 50Å.

- ⑥ - This advantage of nitride preparation of field oxide
 allowing the use of less of a nitride than nitride.
- ⑦ - Advantage of a wet strip layer to remove nitride growing a
 thin passivation layer to guard against corrosion.

Inventor(s):	<u>William M. Smith</u>	Date:	<u>5/20/90</u>
Inventor(s):	<u>J. Hedger</u>	Date:	<u>5/24/90</u>
Inventor(s):	<u>John J. Smith</u>	Date:	<u>7/25/90</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>8/10/90</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>8/24/90</u>

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

(INSERT ADDITIONAL INFORMATION)

- (8) equal contribution
- (9) Fixed abrasive polish, no polish step, different Polish steps
- (10) - Invention will enable reduction of cost of ownership compared to Slurry.
 - enables STC polish without requirement of remove mask.
 - enables STC polish with reduced step in the budget required for its non lithography,

Inventor(s) James M. Smith Date 1-1-74

Inventor(s): K. L. Hargis Date 6/20/90

Inventor(s): _____ Date: 2-20-97

Witnessed, Read and Understood by: _____ Date 8/1/00

Witnessed, Read and Understood by: E. G. Smith Date 8/24/20

Each page upon which information is entered should be signed and witnessed.



CYPRESS

STI Invention Disclosure

Option 1

- No Nitride IIM
- Stop after flatness - fixed abrasive
- Wet dip to below Si

CMP

HF dip




Exhibit A- page 8



STI Invention Disclosure

Method of Making STI

Option 1




Exhibit A- page 9



CYPRESS

STI Invention Disclosure

Option 2

- Use doped oxide to increase selectivity during wet Dip
- polish to flatness - Fixed Abrasive
- Wet dip - ratio of doped oxide thickness to un-doped thickness controls step height




Exhibit A - page 10



CYPRESS

STI Invention Disclosure

Option 3

→ 100% Nitride (2000 Å) to
get as CMP polish stop

- Use thin Nitride
- polish to flatness - Fixed Abrasive, stop with oxide over Nitride, nitride is used to determine the step height and not as polish stop.
- Wet dip - Nitride thickness controls step height

CMP →

HF dip + Nitride Strip →





Exhibit A - page 11

STC


method of making shallow trench isolation
structure with no/or thin nitride CMO stop.



in step II
need to deposit trench depth + trench depth variation

step II polish

due to Fixed Abrasive properties CMP will self planarize
once flatness is achieved.



strip will result in oxide below Si level

Steven Hegarty, Ramkumar, Bill Katney, Mike Allison

S. Hegarty
R. Blawie

11/15/99




11/15/99

Exhibit B - page 1


577

as long as trench depth variation is controlled below a certain number ie $\pm 500 \text{ \AA}$ then polish can be done without ~~the~~ nitride layer.

(2) 2nd method use of ps/BPSG layer as a base oxide or on top of base oxide



(IV) Polish using Final Abrasive




Bill Koutney R.K. M
S. Hedgeli
Alan Blore


11/15/89
11/15/89

3

~~strip oxide back to BPSG~~
 Polish Back to BPSG layer
 strip



use wet strip BPSG ER is N 50 times
 thermal oxide rate so result will be
 after strip I



after strip II



Bill Koutinos / J. L. C. /
 J. Hedgcock
 AM. / PM.

11/15/99
 11/15/99

Exhibit B - page 3


Si

(3)


use thin Nitride for Si

Nitride is used only as a means
to determine oxide height above Si

I dep Thin Nitride




II mask and etch



III

dep HDP oxide or PECVD oxide or APCVD
oxide




Thickness is
targeted to
achieve planarity
at Δ above

Si


Bill Kautz - 12/16/99
S. Hedger
Alan Boser

11/15/99
11/15/99


Exhibit B- page 4



IV wet strip of oxide




V purple strip



Bill Kennedy White Gibson
 S. Hedgcock
 Alami Blum

11/15/99
 11/15/99

Exhibit B - page 5



PATENT
5298-04700/PM00028

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
Gilboa et al.

Serial No.: 09/846,119

Filed: April 30, 2001

For: METHOD OF MAKING A
PLANARIZED SEMICONDUCTOR
STRUCTURE

Group Art Unit: 1763

Examiner: Goudreau, G.

Atty. Dkt. No.: 5298-04700

CERTIFICATE OF MAILING
37 C.F.R. § 1.18

I hereby certify that this paper or fee is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231, on the date indicated below.

9-19-03
Date

Kevin L. Daffer

DECLARATION UNDER 37 C.F.R. § 1.131

Commissioner for Patents
Washington, D.C. 20231

I, Yitzhak Gilboa, hereby declare and state that:

1. I am a named inventor in the above-identified patent application, which is U.S. Patent Application No. 09/846,119, filed on April 30, 2001.
2. I have been informed that in the present application, certain claims have been rejected on reference to an article in *Solid State Technology* entitled Improved Planarization for STI with Fixed Abrasive Technology by Vo et al., which was published in June of 2000.

CONCEPTION

3. As supported below, I, along with Steven Hedayati, William W.C. Koutny, Jr. and Krishnaswamy Ramkumar, conceived of the subject matter claimed in the present application within the United States before June of 2000. The subject matter includes a method for forming a structure within a trench of a semiconductor topography.

4. Exhibit A attached hereto is a true copy of an invention disclosure form and attached pages which bear dates before June of 2000 corresponding to the conception of the invention. The actual dates for the first drawings, the first written description and first oral disclosure to others have been redacted.

5. Page 5 of Exhibit A describes the subject matter of the presently claimed case including the use of fixed abrasive polishing techniques to produce structures with a limited amount of dishing.

6. Exhibit B attached hereto is a true copy of a written description of the conceived subject matter, dated before June of 2000.


7. Page 2 of Exhibit B describes the subject matter of the rejected claims including the use of fixed abrasive polishing techniques to polish a layer deposited within a trench.

REDUCTION TO PRACTICE AND DILIGENCE

8. From at least a time just prior to June of 2000 through the filing of the application on April 30, 2001, plans were undertaken to prepare the captioned patent application, which was commissioned to Kevin Daffer at Conley, Rose & Tayon, P.C. I did not abandon, suppress, or conceal the ideas set forth in the claimed invention during at least the time beginning just prior to June of 2000 through the filing of the application on April 30, 2001.

9. Upon information and belief, it is my informed understanding that diligence in reducing the invention to practice was therefore maintained from at least as early as just prior to June of 2000 through the filing of the application on April 30, 2001.

10. I hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.


Yitzhak Gilboa

Date:

7/14/03

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

1. INVENTOR(S)

DISCLOSURE NO PM00028

A. Name YITZHAK GILSON CY Initials YEG Empl. No. 7335 Ext. No. 7719
 Citizenship USA Dept # 30P Home Phone No. 408-253-8307
 Home Mailing Address 1761 HERMAN AVE SAN JOSE, CA 95027

B. Name William Kinney CY Initials BK Empl. No. 135 Ext. No. 263
 Citizenship US Dept # Home Phone No. 408-247-0555
 Home Mailing Address 755 Homestead #45 San Jose, CA 95128
255 Homestead 45 95131

C. Name Steven Hedvick CY Initials SH Empl. No. 3534 Ext. No. 4556
 Citizenship US Dept # 3103 Home Phone No. 408-927-9187
 Home Mailing Address 1240 Valley View Circle San Jose CA 95128

2. TITLE OF INVENTION Method of making Si/SiO₂ trench isolation structure

3. CONCEPTION OF INVENTION

A. Date of first drawing or drawings Redacted
 Where can first drawing be found Redacted
 B. Date of first written description Redacted
 Where is description found Redacted
 C. Date of first oral disclosure to others Redacted
 To whom? discussed with KTR, SH, BK

4. CONSTRUCTION OF DEVICE

A. Date Completed
 B. Was prototype made?
 C. By whom made?
 D. Where can the prototype be found?

Inventor(s): <u>William Kinney</u>	Date: <u>1/24/90</u>
Inventor(s): <u>S. Hedvick</u>	Date: <u>5/24/90</u>
Inventor(s): <u>Y. Gilson</u>	Date: <u>8/24/90</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date: <u>8/20/90</u>
Witnessed, Read, and Understood by: <u>[Signature]</u>	Date: <u>8/24/90</u>

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

1. INVENTOR(S)

DISCLOSURE NO. _____

A. Name Banburat CY Initials KTB Empl. No. 3305 Ext. No. 2720
Citizenship INDIAN Dept # 3108 Home Phone No. (408) 255-1031
Home Mailing Address 1193 LYNBROOK WAY, SAN JOSE, CA 95128

B. Name _____ CY Initials _____ Empl. No. _____ Ext. No. _____
Citizenship _____ Dept # _____ Home Phone No. _____
Home Mailing Address _____

C. Name _____ CY Initials _____ Empl. No. _____ Ext. No. _____
Citizenship _____ Dept # _____ Home Phone No. _____
Home Mailing Address _____

2. TITLE OF INVENTION _____

3. CONCEPTION OF INVENTION

- A. Date of first drawing or drawings _____
Where can first drawing be found _____
- B. Date of first written description _____
Where is description found _____
- C. Date of first oral disclosure to others _____
To whom? _____

4. CONSTRUCTION OF DEVICE

- A. Date Completed _____
- B. Was prototype made? _____
- C. By whom made? _____
- D. Where can the prototype be found? _____

Inventor(s): _____ Date _____

Inventor(s): _____ Date _____

Inventor(s): _____ Date _____

Witnessed, Read, and Understood by: _____ Date _____

Witnessed, Read, and Understood by: _____ Date _____

Each page upon which information is entered should be signed and witnessed

CYPRESS SEMICONDUCTOR

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

5. TEST OF DEVICE

A. Date: _____ Witness(es): _____

B. Results: _____

6. SALE

A. Was invention sold or offered for sale? Yes ☐ No ☒

B. Was invention used to make, assemble or test a commercial product? Yes No ☒

C. Will invention be sold, offered for sale, sampled, or used to make, assemble or test a commercial product? Yes ☐ No ☒

D. Actual or estimated date of first sale, offer or commercial use _____

E. Is invention part of a product for which there is a data sheet? Yes ☐ No ☒ (If yes, attach a copy)

F. Actual or estimated date of publication, release or availability of data sheet

7. USE

A. Is invention presently being used? Yes ☐ No ☒

B. In what product or process is invention presently being used?

Are there specific plans for its use in near future? In what products or processes?

RAM-P

8. RELATED PRINTED PUBLICATIONS, PATENTS, PATENT APPLICATIONS

5,972,792 / 4010573 / 5782675 / 5919082

9. **WAS INVENTION** Conceived (Yes _____ (No 1 Constructed (Yes _____ (No 1 Tested (Yes _____
(No 1 during performance of Government Contract?

Contract Number _____
(Give Full Contract Number)

The description of invention should be written in the inventor's own words and generally should follow the outline given below. Sketches, prints, photos, and other illustrations, as well as memos or reports of any

Inventor(s) Walter Smith Date 7/20/00

Inventor(s) A. H. Pineda Date 6/20/97

Inventory: _____ Date: 8/24/0

Witnessed, Read, and Understood by: [Signature] Date 8-26-00

Witnessed, Read, and Understood by: A. S. [Signature] Date 8/24/60

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

FOR ANSWERS TO THE FOLLOWING QUESTIONS, USE THE REMAINDER OF SHEET AND THE ATTACHED SHEET(S).

1. General purpose of invention. State in general terms the objects of the invention.
2. Describe old technology, if any, for performing the function of the invention. Provide references, if available.
3. Indicate the disadvantages of the old technology.
4. Describe your invention and its construction, showing the changes, additions and improvements over the old method.
5. Give details of its operation (i.e., how is your invention used?), if not already described under 4.
6. State the advantages of your invention over what has been done before.
7. Indicate any alternate component(s) and/or method(s) of construction.
8. If a joint invention, indicate what contribution was made by each inventor.
9. Describe the features that are believed to be new.
10. State opinion of relative value of invention.
- ***
11. After the disclosure is prepared, it should be signed by the inventor(s) and then read and signed by two witnesses in the space provided at the bottom of each sheet. Forward an electronic copy of this form, as well as a paper copy bearing original signatures, to the Intellectual Property Department.

1. The purpose of the invention is to improve the manufacturability of STI and reduce cost, this is done by reducing processing steps

2. Current technology (BT-10 TOR) calls for the following steps:

BOX / ISOLATE / FORM / ST-05 / ST-5 / CURE / FLUX / REFLECT /
 STEP 1 STEP 2 STEP 3 STEP 4 STEP 5 STEP 6 STEP 7 STEP 8
 STEP 9 STEP 10 STEP 11 STEP 12 STEP 13 STEP 14 STEP 15 STEP 16 STEP 17 STEP 18 STEP 19 STEP 20 STEP 21 STEP 22 STEP 23 STEP 24 STEP 25 STEP 26 STEP 27 STEP 28 STEP 29 STEP 30 STEP 31 STEP 32 STEP 33 STEP 34 STEP 35 STEP 36 STEP 37 STEP 38 STEP 39 STEP 40 STEP 41 STEP 42 STEP 43 STEP 44 STEP 45 STEP 46 STEP 47 STEP 48 STEP 49 STEP 50 STEP 51 STEP 52 STEP 53 STEP 54 STEP 55 STEP 56 STEP 57 STEP 58 STEP 59 STEP 60 STEP 61 STEP 62 STEP 63 STEP 64 STEP 65 STEP 66 STEP 67 STEP 68 STEP 69 STEP 70 STEP 71 STEP 72 STEP 73 STEP 74 STEP 75 STEP 76 STEP 77 STEP 78 STEP 79 STEP 80 STEP 81 STEP 82 STEP 83 STEP 84 STEP 85 STEP 86 STEP 87 STEP 88 STEP 89 STEP 90 STEP 91 STEP 92 STEP 93 STEP 94 STEP 95 STEP 96 STEP 97 STEP 98 STEP 99 STEP 100

Inventor(s): William M. Smith Date: 8/24/00

Inventor(s): J. H. Smith Date: 8/24/00

Inventor(s): W. Smith Date: 8/24/00

Witnessed, Read, and Understood by: [Signature] Date: 8/24/00

Witnessed, Read, and Understood by: W. Smith Date: 8/24/00

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

nature in which the invention is referred to, if available, should form a part of this disclosure and reference can be made thereto in the descriptions of the invention's construction and operation.

3. Disadvantages addressed by invention:

1. Trade nitride - layer required to overcome surface etching in etching steps
2. Process this nitride can include stress defects.
3. Additional etch required to etch nitride
4. Etch step where nitride etch which can result in poly string.
5. Further etch for deposition to overcome steps released by nitride.

4. The current invention has three options in using

Fixed Abrasive, polish as the ~~main~~ method of polish.

The main advantage of Fixed Abrasive is the negligible amount of etching compared to conventional etching processes.

The second advantage is self-abrasion, which rate reduces at the

option I - no nitride layer mask.

In this option, no nitride is used. Etching is done on base and trench etch compared to one step in which the trench is opened. After trench etch, nitride is deposited in the trench and across the surface a thickness of the trench + trench depth variation. After etch deposition the case is polished using Fixed Abrasive to a residual thickness of 0-500 Å. The last step comprises a wet chemical etch to remove the

Inventor(s):	<u>William H. Smith</u>	Date:	<u>5/20/80</u>
Inventor(s):	<u>J. H. Smith</u>	Date:	<u>5/20/80</u>
Inventor(s):	<u>J. H. Smith</u>	Date:	<u>5/20/80</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>5/20/80</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>5/20/80</u>

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

(INSERT ADDITIONAL INFORMATION)

Option II - Deposit Thin Nitride -

grow base oxide grow thin layer of Nitride (0-500Å)
 expose Field oxide mask, Etch trench, Deposit fill oxide
 polish down to ~~nitride~~ stop on oxide at a predetermined
 residual oxide under the Nitride. Strip remaining oxide.
 Stop Remaining nitride.

Option III

grow base oxide deposit PSG/PSG, expose 2nd
 Etch trench, deposit fill oxide, polish to PSG/PSG layer
 use wet strip to remove remaining PSG, use debulkant
 wet strip to remove oxide, Due to wet-etch rate
 differences of PSG to remaining oxide, this will
 result in positive step of isolation oxide. Above 50.

⑥ - This advantage of which properties of - wet etching
 allowing the use of wet etch which has been.

⑦ - It can be used for any layer, 2nd layer requires growing a
 thin polysilicon layer - particularly desirable.

Inventor(s): William M. Smith Date 5/20/80Inventor(s): J. Hedberg Date 5/20/80Inventor(s): John J. Smith Date 5/24/80Witnessed, Read, and Understood by: [Signature] Date 5/20/80Witnessed, Read, and Understood by: [Signature] Date 5/24/80

Each page upon which information is entered should be signed and witnessed.

CYPRESS SEMICONDUCTOR INVENTION DISCLOSURE FORM

(INSERT ADDITIONAL INFORMATION)

- (8) equal contribution
- (9) Fixed Abrasive polish, no polish step, different Polish step
- (10) - Invention will enable reduction of cost of ownership compared to prior art.
 - enable STG polish without requirement of reverse wash.
 - enable STG polish with reduced step count budget required for 1.5 nm technology.

Inventor(s):	<u>Michael Ministry</u>	Date:	<u>6-28-00</u>
Inventor(s):	<u>J. Hoshino</u>	Date:	<u>9/28/00</u>
Inventor(s):	<u>C. C. H. H.</u>	Date:	<u>7/24/00</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>8-4-00</u>
Witnessed, Read, and Understood by:	<u>[Signature]</u>	Date:	<u>8/24/00</u>

Each page upon which information is entered should be signed and witnessed.



Option 1

- No Nitride I/M
- Stop after flatness - fixed abrasive
- Wet dip to below Si

CMP →

HF dip →




Exhibit A- page 8



CYPRESS

STI Invention Disclosure

Method of Making STI

Option 1





Exhibit A - page 9



CYPRESS

STI Invention Disclosure

Option 2

- Use doped oxide to increase selectivity during wet Dip
- polish to flatness - Fixed Abrasive
- Wet dip - ratio of doped oxide thickness to un-doped thickness controls step height




Exhibit A - page 10



CYPRESS

STI Invention Disclosure

Option 3

10/13 Nitx: thick (2000Å) to
get an CMP polish stop

- Use thin Nitride
- polish to flatness - Fixed Abrasive, stop with oxide over Nitride, nitride is used to determine the step height and not as polish stop.
- Wet dip - Nitride thickness controls step height

CMP

HF dip + Nitride Strip





Exhibit A - page 11

STC


method of making shallow trench isolation
structure with no/or thin nitride cap stop.



in step II
need to deposit trench depth + trench depth variation

step II Oblish

due to Fixed Abrasive properties CMP will self planarize
once flatness is achieved.



Strip will result in oxide below Si level




Steven Hegedus, Ram Kumar, Bill Kating, Mike Gibson
S. Hegedus
H. Blasse
11/15/99
11/15/99

Exhibit B - page 1


571

as long as trench depth variations are controlled below a certain number ie $\pm 500 \text{ \AA}$ then polish can be done without ~~the~~ nitride layer.

② 2nd method use of ps/psg layer as a base oxide or on top of base oxide



④
Polish using Fixed Abrasive




Bill Koutney R.K. M
S. Hedgeli
Alan Blore

11/15/89
11/15/99


Exhibit B- page 2

3


~~strip oxide back to BPSG~~
 Polish Back to BPSG layer
 strip



use wet strip BPSG ER is N 50 time
 thermal oxide rate so result will be
 after strip I



after strip II



BH Kouras 1/26 C/Lha
 J. Hedysle
 DA. C/Lha

11/15/89
 11/15/90

Exhibit B - page 3


Si

(3)


use thin Nitride for Si

Nitride is used only as a means
to determine oxide height above Si

I dep thin Nitride




II mask and etch



III

dep HDP oxide or PECVD oxide or APCVD
oxide



Thickness is
targeted to
achieve planarity
at ΔA above

Si


Bill Kautz - 1/15/99

S. Hedger
Alan Bloome


11/15/99

11/15/99


Exhibit B- page 4



IV wet strip of oxide



V pit hole strip



Bill Kennedy 1/16/2006
 S. Hedger
 Alami Blum

11/15/99
 11/15/99

Exhibit B - page 5